Loren Data's SAM Daily™

fbodaily.com
Home Today's SAM Search Archives Numbered Notes CBD Archives Subscribe
FBO DAILY ISSUE OF JUNE 24, 2007 FBO #2036
SOURCES SOUGHT

59 -- Processor module, Dual ADC module & support

Notice Date
6/22/2007
 
Notice Type
Sources Sought
 
NAICS
334119 — Other Computer Peripheral Equipment Manufacturing
 
Contracting Office
Department of the Air Force, Air Force Materiel Command, AFFTC - AF Flight Test Center, 5 S WOLFE AVE, Edwards AFB, CA, 93524-1185, UNITED STATES
 
ZIP Code
00000
 
Solicitation Number
FA9302-07-P-E124
 
Response Due
6/28/2007
 
Archive Date
12/12/2007
 
Description
Sources Sought Notice: The 412 TW/AFFTC, Edwards Air Force Base, CA is seeking potential sources capable of providing two each, BenONE-PCI-104- Nallatech - FPGA processor modules; two each, BenADDA-V4-LX160-OFF-P - Nallatech - Virtex-4 dual ADC and Nallatech dual DAC module with option input filter left off and passive chip-heat sink cooling; and 12 month support for the system. Salient Features for BenONE-PCI-104 - Processor modules: Form Factor: PCI-104 form factor. PC-104+ form factor compatible. Mezzanine Module Expansion: Single DIME-II module site supporting Virtex-4 and Virtex-II Pro BenADDA DIME-II modules. Host Interface: 32-bit/33MHz PCI bus. Up to 60MB/s sustained when using Nallatech VHDL IP Core. Embedded JTAG programming via FUSE software. Development Software: FUSE drivers provided for Linux?. FUSE C/C++ API supports FPGA programming, H/W control, and application communication in runtime. DIMEtalk API enables direct communication to DIME-II module in runtime. External Interfaces: 28-bit digital I/O header from DIME-II site to adjacent bus. Clocking Options; CLK A: Programmable oscillator or driven from oscillator socket (user selectable). CLK B: Set ot 40MHz for PCI Bus interface. CLK C: Programmable oscillator. Application Development: Compatible with Nallatech DIMEtalk software (DIMEtalk network can be instantiated w/i the FPGA to allow data communication between DIME-II module and embedded PCI-104 SBC via the PCI-bus). Supports VHDL and Xilinx System Generator design flows. Compatible w/ Xilinx ISE. Implementation Software: Compatible w/ Xilinx ChipScope? Pro. Electrical: BenONE power derived entirely from +5V. DIME-II power derived from +5V. +12 / -12V available. +3.3V supply not required for BenONE-PCI-104. Environmental: Cooling: Air/Convection. Operating Temp: 0?C to 50?C. Storage Temp: -20?C to 80?C. Relative Humidity: 10 to 95% (noncondensing). Mechanical: Width = 95.89 mm. Depth = 115.57 mm. Height (Upper module) = 8.76mm. Height (Lower module) = 19mm. Total stack height = 35.81mm. Cooling: DIME-II modules available with passive cooling. Quality: Manufactured to IPC610 Class III (standard options). Designed and supplied to ISO9001:2000 certification. Salient Features for BenADDA-V4 - Virtex-4 dual ADC and Nallatech dual DAC module with option input filter left off and passive chip-heat sink cooling: Overview and Key Features: DIME-II module compatible with BenONE-PCI-104 PCI-104 carrier board. XC4VLX160-11FF1148C Xilinx? Virtex-4TM User FPGA. 14-bit AD6645-105 ADC with maximum sampling rate of 105Msps. Dual 14-bit AD9772A DACs with 160Msps maximum input data rate. Single-ended ADC/DACs with 50ohm impedance. 16MB DDR-II SRAM ? 2 independent banks. Supported in FUSE and DIMEtalk software. FPGA Programming: Embedded JTAG programming via FUSE software functions. Analog Clocking: External clock input capability. On-board socketed crystal oscillator ? can be changed by user. Clock distribution FPGA to select analog clock option. MCX type connectors for analog input and external clock input. DDR-II SRAM Memory: 16 MB DDR-II SRAM. DDR-II SRAM controller IP core included. 2 independent 8 MB banks. 32-bit data bus per bank. Operating frequency: 200MHz. Max data rate: 400Mbps (DDR). Max bandwidth per bank: 1.6 GB/s I/O. Up to 385 motherboard-module user I/O lines ? carrier board dependant. Tri-color user status LEDs. Clocking: 3 programmable clock domains driven from DIME-II carrier board. Dedicated 200MHz oscillator for SRAM. Dedicated 105MHz socketed oscillator for analog. Application Development Software: FPGA communications supported in Nallatech DIMEtalk software. Supports VHDL and Xilinx System Generator design flows. Compatible with Xilinx ISE software. Compatible with Nallatech FUSE software for runtime FPGA programming, hardware. control, and communication. Quality: Manufactured to IPC610 Class III (standard options). Designed and supplied to ISO9001:2000 certification. Cooling: Passive heatsink provided for user FPGA. Environmental: Cooling: Air/Convection. Operating Temp: 0?C to 50?C. Storage Temp: -20?C to 80?C. Relative Humidity: 10 to 95% (noncondensing). Please note that this synopsis is for planning purposes only and does not constitute a solicitation for competitive bids/proposals and is not to be construed as a commitment by the Government. However, all interested parties who believe they can meet the requirements are invited to submit in writing complete information describing their ability to provide the products or equivalent, listed above. Firms responding to this notice must identify their company?s capabilities to perform the requirements described herein, reference the number and indicate whether or not that they are a small business concern as defined in FAR 52.219-1. The NAICS code is 334119. The Small Business size standard is 1000. The information received as a result of this synopsis will be considered solely for the purpose of determining whether to conduct a competitive procurement. A determination by the Air Force not to open the requirement to open competition, based on response to this sources sought synopsis, is solely within the discretion of the Air Force. The Government does not intend to pay for any information provided under this sources sought synopsis. It is anticipated that a Firm Fixed Price contract will be awarded in July 2007. All responses may be sent via e-mail mary.uptergrove@edwards.af.mil or mailed to 412TW/PKDD, 5 South Wolfe Ave, Edwards AFB, CA 93524-1185, Attention: Mary E. Uptergrove. Responses to this sources sought synopsis are due in the office by Close of Business (COB), 27 Jun 2007.
 
Place of Performance
Address: Edwards AFB CA
Zip Code: 93524
Country: UNITED STATES
 
Record
SN01325808-W 20070624/070622234829 (fbodaily.com)
 
Source
FedBizOpps Link to This Notice
(may not be valid after Archive Date)

FSG Index  |  This Issue's Index  |  Today's FBO Daily Index Page |
ECGrid: EDI VAN Interconnect ECGridOS: EDI Web Services Interconnect API Government Data Publications CBDDisk Subscribers
 Privacy Policy  Jenny in Wanderland!  © 1994-2024, Loren Data Corp.